A pixel readout test chip called FE65-P2 has been fabricated on 65 nm CMOS technology. FE65-P2 contains a matrix of 64 x 64 pixels on 50 micron by 50 micron pitch, designed to read out a bump bonded sensor. The goals of FE65-P2 are to demonstrate excellent analog performance isolated from digital activity well enough to achieve 500 electron stable threshold, be radiation hard to at least 500 Mrad, and prove the novel concept of isolated analog front ends embedded in a flat digital design, dubbed "analog islands in a digital sea". Experience from FE65-P2 and hybrid assemblies will be applied to the design for a large format readout chip, called RD53A, to be produced in a wafer run in early 2017 by the RD53 collaboration. We review the case for 65 nm technology and report on threshold stability test results for the FE65-P2.
Introduction

18
Gradual threshold drift is mitigated by periodic tuning, but it is only feasible to tune the detector in 19 long enough gaps between data runs. A pixel chip design must therefore be robust against changes 20 in temperature and radiation dose in order for the response to remain stable during at least one run.
21
This becomes more challenging as collider intensity increases: the radiation dose expected during a single run at the HL-LHC will approach 1 Mrad for the innermost pixel layer. Operation at lower 23 threshold, as required for thin and heavily irradiated sensors with small pixels, also makes stability 24 more challenging. 
65 nm Technology for High Rate and Radiation Readout Chips
26
The pixel detectors in ATLAS and CMS operate in triggered readout mode and will continue 27 to do so at the HL-LHC [4] [5] . This means that all hits must be time stamped and stored during 28 a trigger latency period of order 10 µs. This storage is done digitally, after amplifier signals have 29 been discriminated and digitized. Thus, for a given trigger latency, the rate of hits per unit area
30
(which is proportional to luminosity) directly translates into a memory per unit area requirement.
31
There is thus a fundamental connection between luminosity of operation and logic density in a pixel 32 readout chip. Other things being equal (radial location, trigger latency, hit information required), 33 a chip with a certain logic density can only operate up to a certain luminosity and no higher. For 34 higher luminosity one must increase the logic density (note that there has been no mention of pixel 35 size in this discussion, as the hit rate is given by the rate of particles crossing an area, not the pixel 36 size). This was the reason for choosing the 65 nm CMOS process, which provided the highest logic 37 density of any process we had experience with and access to at the time.
38
Radiation damage also goes hand-in-hand with luminosity, but 65 nm CMOS was not required provides dry air at the operating temperature, avoiding the risk of condensation within the cold box.
73
As the available beam time was limited, the 50 MeV proton intensity was set to deliver 1 Mrad in 74 about three hours: 10 times higher than the maximum expected during operation at the HL-LHC.
75
The 0 Dose chip was further irradiated at half this rate to check the effect of dose rate on threshold The per-pixel threshold distributions of column flavor 8 in all three chips just after tuning at 93 20°C can be seen in Fig. 2. Fig. 3 shows the distribution of each chip at -20°C without retuning.
94
Both the threshold mean and dispersion increase with decreasing temperature, and the magnitude 95 of the effect scales with total radiation dose. 3.4 ± 0.4 5.3 ± 0.3 13.0 ± 0.8 1.6 ± 0.3 1.8 ± 0.1 3.7 ± 0.3 2 (LCC) 3.3 ± 0.6 5.1 ± 0.3 12.6 ± 0.6 1.9 ± 0.4 2.1 ± 0.4 4.0 ± 0.3 3 (PD+LCC) 3.5 ± 0.5 5.2 ± 0.3 12.4 ± 0.4 1.8 ± 0.3 2.6 ± 0.2 6.1 ± 0.9 4 (RH+LCC) 2.6 ± 0.2 4.3 ± 0.1 6.7 ± 0.8 1.4 ± 0.1 1.5 ± 0.1 3.1 ± 0.6 5 (No LCC) 3.2 ± 0.4 5.3 ± 0.3 12.8 ± 0.4 1.2 ± 0.1 1.5 ± 0.2 3.6 ± 0.3 6 (LCC) 3.2 ± 0.4 4.9 ± 0.3 13.7 ± 0.5 1.5 ± 0.2 2.6 ± 0.1 4.0 ± 1.0 7 (RH+LCC) 2.9 ± 0.3 4.5 ± 0.1 7.2 ± 0.3 1.7 ± 0.1 2.0 ± 0.1 2.2 ± 0.2 8 (LCC) 3.7 ± 0.5 5.1 ± 0.3 12.4 ± 1.0 1.7 ± 0.1 2.0 ± 0.1 5.0 ± 1.0 Table 1 : The shift in mean and dispersion as temperature is decreased. The rate for mean shift is taken from a linear fit. The dispersion rate is taken from a quadratic correction.
A linear fit was applied to the data from all chips and all columns as shown in the example of 
105
The chip was retuned after 1000 krad and then further irradiated at half the original dose rate. The 160 ± 10 18 ± 3 2 ± 4 73 ± 09 9 ± 3 21 ± 7 2 (LCC) 170 ± 10 6 ± 2 -16 ± 8 110 ± 10 11 ± 3 17 ± 7 3 (PD+LCC) 170 ± 10 10 ± 3 -11 ± 7 100 ± 10 9 ± 5 26 ± 8 4 (RH+LCC) 150 ± 10 7 ± 1 -5 ± 5 100 ± 09 11 ± 3 19 ± 7 5 (No LCC) 150 ± 10 18 ± 4 0 ± 4 80 ± 10 13 ± 3 18 ± 6 6 (LCC) 160 ± 10 11 ± 2 -23 ± 6 100 ± 20 11 ± 3 21 ± 7 7 (RH+LCC) 160 ± 10 5 ± 1 -2 ± 6 100 ± 10 9 ± 4 16 ± 6 8 (LCC) 180 ± 10 8 ± 2 -21 ± 6 130 ± 20 10 ± 4 19 ± 10 A similar process as for the temperature data was applied to find rate of change in electrons of Energy under contract DE-AC02-05CH11231 and by the DOE CCI program. We thank the U.
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of New Mexico and the LANSCE facility staff for high dose irradiation and the staff of the 88"
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Cyclotron for low dose irradiation. 
